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1. INTRODUCTION
Tensors appear in a wide range of applications, including electronic structure the-
ory [Bartlett and Musiał 2007], multiresolution analysis [Harrison et al. 2015], quan-
tum many-body theory [Pfeifer et al. 2014], quantum computing simulation [Markov
and Shi 2008], machine learning [Chetlur et al. 2014; Abadi et al. 2015; Vasilache et al.
2014], and data analysis [Kolda and Bader 2009]. While a range of software tools exist
for computations involving one- and two-dimensional arrays, i.e. vectors and matrices,
the availability of high-performance software tools for tensors is much more limited.
In part, this is due to the combinatorial explosion of different operations that need to
be supported: There are only four ways to multiply two matrices, but
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ways to
contract an m- and an n-dimensional tensor over k indices. Furthermore, the different
dimensions and data layouts that are relevant to applications are much larger in the
case of tensors, and these issues lead to memory access patterns that are particularly
difficult to execute efficiently on modern computing platforms.
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Efficient computation of tensor operations, particularly contractions, exposes a ten-
sion between generality and mathematical expression on one hand, and performance
and software reuse on the other. If one implements tensor contractions in a naive
way—using perfectly-nested loops—the connection with the mathematical formulae
is obvious, but the performance will be suboptimal in all nontrivial cases. High per-
formance can be obtained by using the Basic Linear Algebra Subprograms (BLAS)
[Dongarra et al. 1990], but mapping from tensors to matrices efficiently is nontriv-
ial [Di Napoli et al. 2014; Li et al. 2015] and optimal strategies are unlikely to be
performance portable, due to the ways that multidimensional array striding taxes the
memory hierarchy of modern microprocessors.
A well-known approach for optimizing tensor computations is to use the level-3
BLAS for contracting matrices at high efficiency, and to always permute tensor ob-
jects into a compatible matrix format. This approach has been used successfully in
the NWChem Tensor Contraction Engine module [Hirata 2003; Kowalski et al. 2011],
the Cyclops Tensor Framework [Solomonik et al. 2014], and numerous other coupled-
cluster codes dating back more than 25 years [Gauss et al. 1991]. The critical issue
for this approach is the existence of a high-performance tensor permutation, or tensor
transpositions.
While tensor contractions appear in a range of scientific domains (e.g., climate simu-
lation [Drake et al. 1995] and multidimensional Fourier transforms [Frigo and Johnson
2005; Pekurovsky 2012]), they are perhaps of greatest importance in quantum chem-
istry [Baumgartner et al. 2005; Hirata 2003], where the most expensive widely used
methods—coupled-cluster methods—consist almost entirely of contractions which deal
with 4-, 6-, and even 8-dimensional tensors. Such computations consume millions of
processor-hours of supercomputing time at facilities around the world, so any improve-
ment in their performance is of significant value.
To this end, we developed Tensor Transpose Compiler (TTC), an open source code
generator for high-performance multidimensional transpositions that also supports
multithreading and vectorization.1 Together with TTC, we provide a transpose bench-
mark that can be used to compare different algorithms and implementations on a
range of multidimensional transpositions.
Let Ai1,i2,...,iN be anN -dimensional tensor, and let Π(i1, i2, ..., iN ) denote an arbitrary
permutation of the indices i1, i2, ..., iN . The transposition of A into BΠ(i1,i2,...,iN ) is ex-
pressed as BΠ(i1,i2,...,iN ) ← α × Ai1,i2,...,iN . To make TTC flexible and applicable to a
wide range of applications, we designed it to support the class of transpositions
BΠ(i1,i2,...,iN ) ← α×Ai1,i2,...,iN + β ×BΠ(i1,i2,...,iN ), (1)
where α and β ∈ R; that is, the output tensor B can be updated (as opposed to overwrit-
ten), and both A and B can be scaled.2 As an example, let Ai1,i2 be a two-dimensional
tensor, Π(i1, i2) = (i2, i1), and α = 1, β = 0; then Eqn. 1 reduces to an ordinary out-of-
place 2D matrix transposition of the form Bi2,i1 ← Ai1,i2 .
Throughout this article, we adopt a Fortran storage scheme, that is, the tensors are
assumed to be stored following the indices from left to right (i.e., the leftmost index
has stride 1). Additionally, we use the notation pi(ia) = ib to denote that the ath index
of the input operand will become the bth index of the output operand.
For each input transposition, TCC explores a number of optimizations (e.g., block-
ing, vectorization, parallelization, prefetching, loop-reordering, non-temporal stores),
1TTC is available at www.github.com/HPAC/TTC.
2An alternative representation for Eqn. 1 is Bi1,i2,...,iN ← α× AΠ˜(i1,i2,...,iN ) + β × Bi1,i2,...,iN , where Π˜
is a suitable permutation.
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Fig. 1: Single-threaded bandwidth for all the 120 possible loop orders of two different
5D transpositions. explicit-vec and hw-pre respectively denote whether explicit vector-
ization and hardware prefetching are enabled (Y) or disabled (N).
each of which exposes one or more parameters; to achieve high-performance, these pa-
rameters have be tuned for the specific hardware on which the transposition will be
executed. Since the effects of such parameters are non-independent, the optimal con-
figuration is a point (or a region) of an often large parameter space; indeed, as the size
of the space grows as N !, an exhaustive search is feasible only for tensors of low di-
mensionality. In general, it is widely believed that the parameter space is too complex
to design a perfect transpose from first principles [McCalpin and Smotherman 1995;
Lu et al. 2006]. For all these reasons, whenever an exhaustive search is not applicable,
TTC’s generation relies on heuristics.
In Fig. 1, we use two exemplary 5D transpositions (involving tensors of equal vol-
ume), as compelling evidence in favor of a search-based approach.3 The figures show
the bandwidth attained by each of the possible 5! = 120 loop orders4—sorted in de-
scending order, from left to right—with and without hardware prefetching (hw-pre:N,
hw-pre:Y), and with and without explicit vectorization (explicit-vec:Y, explicit-vec:N).5
The compiler-vectorized code consists of perfectly nested loops including #pragma
ivdep, to assist the compiler. The horizontal line labeled “fixed size” denotes the perfor-
mance of the compiler-vectorized versions (with hardware prefetching enabled), where
the size of the tensor was known at compile time; this enabled the compiler to reorder
the loops.
Several observations can be made. (1) Despite the fact that the two transpositions
move exactly the same amount of data, the resulting top bandwidth is clearly different.
(2) The difference between the leftmost and the rightmost datapoints—of any color—
provides clear evidence that the loop order has a huge impact on performance: 9.2×
and 4.3× in Fig. 1a and Fig. 1b, respectively. This is in line with the findings of Jeff
Hammond [Hammond 2009], who pointed out that the best loop order for a multidi-
mensional transpose can have a huge impact on performance. (3) By comparing the
leftmost data point of the beige (
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Fig. 6: TTC. Bandwidth and speedup of the fastest implementations across the benchmark
for the Intel and AMD system. Vertical, dashed lines separate transpositions of di↵erent
dimensions.
In terms of speedups over the reference implementation, TTC achieves considerable results
on both systems (see fig. 6b and 6d). When looking closely at the plots, it becomes apparent
that the inverse permutations benefit the most from TTC, attaining speedups of up to
8.84⇥ and 18.15⇥ on the Intel and AMD system, respectively. While the speedups for the
stride-1 transpositions are much smaller, they can still be as high as 1.66⇥. For general
transpositions, the speedups range from 1.02⇥ to 8.71⇥, and from 1.28⇥ to 19.44⇥, for the
Intel and AMD system, respectively.
To gain insights on where the performance gains come from, in Fig. 7 we report the
speedup due to each of TTC’s optimizations separately. For each test-case from the bench-
mark, the speedup is measured as the bandwidth of the fastest candidate without the par-
ticular optimization over the fastest candidate with the particular optimization enabled.10
Fig. 7a presents the speedup that can be gained over a fixed 8⇥ 8 blocking. The optimal
blocking can results in up to 35% performance increase and motivates our search in this
search dimension. Software prefetching (Fig. 7b) also yields a noticeable speedup of up
10Note that the remaining parameters of the optimal solutions are allowed to change (e.g., the fastest
solution without software prefetching might require a blocking of 8⇥8 while a blocking of 16⇥16 is optimal
for solutions with software prefetching enabled).
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), one concludes that the explicit
3The experiments were performed on an Intel Xeon E5-2670 v2 CPU, using one thread.
4A d dimensional transposition can be implemented as d perfectly nested loops around an update statement.
These loops can be ordered in d! different ways.
5We refer to explicit vectorization to denote code which is written with AVX intrinsics; the vectorized ver-
sions use a blocking of 8× 8 (see Section 3.1).
ACM Transactions on Mathematical Software, Vol. V, No. N, Article A, Publication date: 2016.
A:4 Paul Springer et al.
vectorization improves the performance over the fastest compiler-vectorized version
by at least 20%. (4) Since the cyan (
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) lines in Fig. 1a and 1b are practically the same,
one can conclude that the difference in performance between the two transpositions
is due to hardware prefetching. (5) The difference between the blue line (
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) and the
horizontal black line in Fig. 1a indicates that when it is possible for the compiler to
reorder the loops, the code generated is much better than most loop orders, but still
about 40% away from the best one; similarly for Fig. 1b, the compiler fails to identify
the best loop order.
While observation (5) suggests that modern compilers struggle to find the best loop
order at compile time, an even bigger incentive to adopt a search-based approach is
provided by observation (4), since detailed information about the mechanism of hard-
ware prefetchers is not well-documented. Moreover, the implementations of hardware
prefetchers can vary between architectures and manufactures. Hence, designing a
generic analytical model for different architectures seems infeasible at this point.
The contributions of this paper can be summarized as follows.
— We introduce TTC, a high-performance transpose generator that supports single,
double, single-complex, double-complex and mixed precision data types, generates
multithreaded C++ code with explicit vectorization for AVX-enabled processors, and
exploits spatial locality.
— We also introduce a comprehensive multidimensional transpose benchmark, to pro-
vide the means of comparing different implementations. By means of this bench-
mark, we perform a thorough performance comparison on two architectures.
— We analyze both the effects of four different optimizations in isolation, and quantify
the impact of a dramatic reduction of the search space.
The remainder of the paper is structured as follows. Section 2 summarizes the re-
lated work on tensor transpositions. In Section 3 we introduce TTC with a special
focus on its optimizations. In Section 4 we present a thorough performance analysis of
TTC’s generated implementations—showing both the attained peak bandwidth as well
as the speedups over a realistic baseline implementation. Finally, Section 5 concludes
our findings and outlines future work.
2. RELATED WORK
McCalpin et al. [McCalpin and Smotherman 1995] realized that search is necessary for
high-performance 2D transpositions as early as 1995. Their code-generator explored
the optimization space in an exhaustive fashion.
Mateescu et al. [Mateescu et al. 2012] developed a cache model for IBM’s Power7 pro-
cessor. Their optimizations include blocking, prefetching and data alignment to avoid
conflict-misses. They also illustrate the effect of large TLB6 page sizes on performance.
Lu et al. [Lu et al. 2006] developed a code-generator for 2D transpositions using both
an analytical model and search. They carried out an extensive work covering vector-
ization, blocking for both L1 cache and TLB, while parallelization was not explored.
Andre Vladimirov’s [Vladimirov 2013] presented his research on in-place, square
transpositions on Intel Xeon and Intel Xeon Phi processors.
Chatterjee et al. [Chatterjee and Sen 2000] investigated the effect of cache and TLB
misses on performance for square, in-place, 2D transpositions. Among other things,
they concluded that “the limited number of TLB entries can easily lead to thrash-
ing” and that “hierarchical non-linear layouts are inherently superior to the standard
canonical layouts”.
6The translation lookaside buffer, or TLB, serves as a cache for the expensive virtual-to-physical memory
address translation required to convert software memory addresses to hardware memory addresses.
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While there has been a lot of research targeted on 2D transpositions [McCalpin and
Smotherman 1995; Mateescu et al. 2012; Goldbogen 1981; Vladimirov 2013; Chatterjee
and Sen 2000; Lu et al. 2006] and 3D transpositions [Jodra et al. 2015; Ding 2001; van
Heel 1991], higher dimensional transpositions have not yet experienced the same level
of attention.
Ding et al. [Ding 2001; He and Ding 2002] present an algorithm dedicated to mul-
tidimensional in-place transpositions. Their approach is optimal with respect to the
number of bytes moved. However, their results suggest that this approach does not
yield good performance if the position of the stride-1 index changes (i.e., pi(i1) 6= i1).
The work of Wei et al. [Wei and Mellor-Crummey 2014] is probably the most com-
plete study of multidimensional transpositions so far. Their code-generator, which
“uses exhaustive global search”, explores blocking, in-cache buffers to avoid conflict
misses [Gatlin and Carter 1999], loop unrolling, software prefetching and vectoriza-
tion. The generated code achieves a significant percentage of the system’s memcpy band-
width on an Intel Xeon and an IBM Power7 node for cache-aligned transpositions.
However, a parallelization approach is not described, and different loop orders are not
considered.
Lyakh et al. [Lyakh 2015] designed a generic multidimensional transpose algorithm
and evaluated it across different architectures (e.g., Intel Xeon, Intel Xeon Phi, AMD
and NVIDIA K20X). In contrast to our approach, theirs does not rely on search. Their
results suggest that on both the Xeon Phi as well as the NVIDIA architectures, there
still is a significant performance gap between their transposition algorithm and a di-
rect copy.
3. TENSOR TRANSPOSE COMPILER
TTC is a domain-specific compiler for tensor transpositions of arbitrary dimension. It
is written in Python and generates high-performance C++ code7. For a given permuta-
tion8 and tensor-size, TTC explores a search space of possible implementations. These
implementations differ in some properties which have direct effects on performance
e.g., loop order, prefetch distance, blocking; each of such properties will be discussed in
the following sections. Henceforth, we use the term ‘candidate’ for all these implemen-
tations; similarly, we use the term ‘solution’ to denote the fastest (i.e., best performing)
candidate.
To reduce the compilation time, TTC allows the user to limit the number of can-
didates to explore; by default, TTC explores up to 200 candidates. Unless the user
specifically wants to explore the entire search space exhaustively, TTC applies heuris-
tics to prune the search space and to identify promising candidates that are expected
to yield high performance. A good heuristic should be generic enough to be applicable
on different architectures, and it should prune the search space to a degree so that the
remaining implementations can be evaluated exhaustively. Once the search space has
been pruned, TTC generates the C++ routines for all the remaining candidates, which
are compiled and timed.
The minimum required input to the compiler is the actual permutation and the size
of each index; several additional arguments to pass extra information and to guide
the code generation process can be supplied by command-line arguments; a subset of
the input arguments is listed in Table I. For instance, by using the --lda and --ldb
arguments, it is possible to transpose tensors that are a portion of larger tensors.
This feature is particularly interesting because it enables TTC to generate efficient
packing routines of scattered data elements into contiguous buffers; such routines are
7Changing TTC to generate C code instead of C++ is trivial.
8We use the terms permutation and transposition interchangeably.
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Argument Description
--perm=<index1>,<index2>,. . . permutation∗
--size=<size1>,<size2>,. . . size of each index∗
--dataType=<s,d,c,z,sd,ds,cz,zc> data type of A and B (default: s)
--alpha=<value> alpha (default: 1.0)
--beta=<value> beta (default: 0.0)
--lda=<size1>,<size2>,. . . leading dimension of each index of A
--ldb=<size1>,<size2>,. . . leading dimension of each index of B
--prefetchDistances=<value>,. . . allowed prefetch distances
--no-streaming-stores disable non-temporal stores (default: off)
--blockings=<H×W>,. . . block sizes to be explored
--maxImplementations=<value> max #implementations (default: 200)
Table I: TTC’s command-line arguments. Required arguments are marked with a ∗.
frequently used in dense linear algebra algorithms such as a matrix-matrix multipli-
cation [Low et al. 2015]. Moreover, TTC supports single-, double-, single-complex- and
double-complex data types for both the input A and the output B—via --dataType.
TTC is also able to generate mixed-precision transpositions—where A and B are of
different data type (e.g., --dataType=sd denotes that A uses single-precision while
B uses double-precision). This feature is again especially interesting in the context
of linear algebra libraries since it allows to implement mixed-precision routines ef-
fortlessly. Furthermore, the user can guide the search by choosing certain blockings,
prefetch distances or loop orders—and thereby reduce the search space. With the ar-
gument --maxImplementations, the user influences the compile time by imposing a
maximum size to the search space; in the extreme case in which this flag is set to
one, the solution is returned without performing any search. On the other hand, set-
ting --maxImplementations=-1 effectively disables the heuristics and instructs TTC to
explore the search space exhaustively.
A flowchart outlining the stages (1) - (9) of TTC is shown in Fig. 2. (1) To reduce com-
plexity, TTC starts off by merging indices, whenever possible, in the input and output
tensor. For instance, given the permutation Π(i1, i2, i3) = (i2, i3, i1), the indices i2 and
i3 are merged into a new ‘super index’ i˜2 := (i2, i3) of the same size as the combined
indices (i.e., size(i˜2) = size(i2)×size(i3)); as a consequence, the permutation becomes
Π(i1, i˜2) = (i˜2, i1).9 Next, TTC queries a local SQL database of known/previous solu-
tions, to check whether a solution for the input transposition already exists; if so, no
generation takes place, and the previous solution is returned. Otherwise, the code-
generation proceeds as follows: (2) one of the possible blockings is chosen, (3) a loop
order is selected, and (4) other optimizations (e.g., software prefetching, streaming-
stores) are set. The combination of the chosen blocking, the loop order and the opti-
mizations uniquely identify a candidate. After these steps, (5) an estimated cost for
the current candidate is calculated. This cost is used to determine whether the cur-
rent candidate should be added to a queue of candidates or if it should be neglected.
The aforementioned input argument --maxImplementations determines the capacity
of this queue.
The loop starting and ending at (2) is repeated, if different combinations of block-
ings, loop orders and optimizations are still possible. Once all candidates have been
generated, they are (7) compiled by an external C++ compiler, and (8) timed. Finally,
9Notice that merging of two indices im and im+1 is only possible if ld(im+1) = size(im)ld(im) holds, with
size(i) and ld(i) respectively denoting the size and leading-dimension of a given index i.
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Fig. 2: Schematic overview of our tensor transpose compiler TTC; vectorization and
parallelization are always enabled.
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Fig. 3: Two exemplary 3D transpositions.
(9) the best candidate (i.e., the solution) is selected and stored to a .cpp/h file and its
timing information as well as its properties (e.g., blocking, loop order) are saved in the
SQL database for future references.
For each and every transposition, TTC explores the following tuning opportunities:
— Explicit vectorization (Section 3.1)
— Blocking (Section 3.2)
— Loop-reordering (Section 3.3)
— Software prefetching (Section 3.4)
— Parallelization (Section 3.5)
— Non-temporal stores, if applicable
The following sections discuss these optimizations in greater detail. For the remainder
of this article, let w denote the vector-width, in elements, for any given precision and
architecture (e.g., w = 8 for single-precision calculations on an AVX-enabled architec-
ture).
3.1. Vectorization
With respect to vectorization, we distinguish two different cases: the stride-1 index
(i.e., the leftmost index) of the input and output tensors is constant (see Fig. 3a) or
not (see Fig. 3b). To achieve optimal performance, these cases require significantly
different implementations.
3.1.1. Case 1: pi(i1) = i1. When the stride-1 index does not change, vectorization is
straightforward. In this case, the transposition moves a contiguous chunk of memory
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A(:,:,2)
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3B(:,:,s )
A(:,:,2)
i2
i1
i3
bA
w
w
bB
B(:,:,1)
3
(2,1,3)
Fig. 4: Overview of the blocking mechanism for the permutation Π(i1, i2, i3) = (i2, i1, i3),
with bA = bB = 2w.
(i.e., the first column) of the input/output tensor at once as opposed to a single element.
Hence, the operation is essentially a series of nested loops around a memcopy of the size
of the first column. In terms of the memory access pattern, this scenario is especially
favorable, because of the available spatial data locality. Since the vectorization in this
case does not require any in-register transpositions and merely boils down to a couple
of vectorized loads and stores, we leave the vectorization to the compiler, which in this
specific scenario is expected to yield good performance.
3.1.2. Case 2: pi(i1) 6= i1. In order to take full advantage of the SIMD capabilities of
modern processors, this second case requires a more sophisticated approach. Without
loss of generality, let us assume that the index ib, with ib 6= i1, will become the stride-1
index in B (e.g., ib = i3 in Fig. 3b). Accesses to B are contiguous in memory for succes-
sive values of ib, while accesses to A are contiguous for successive values of i1. Full vec-
torization is achieved by unrolling the i1 and ib loops by multiples of w elements, giving
raise to an w × w transpose. Henceforth, we refer to such a w × w tile as a micro-tile.
The transposition of a micro-tile is fully vectorized by using an in-register transposi-
tion.10 Using this scheme, an arbitrarily dimensional out-of-place tensor transposition
is reduced to a series of independent two-dimensional w × w transpositions, each of
which accesses w many w-wide consecutive elements of both A and B.
3.2. Blocking
In addition to the w × w micro-tiles, we introduce a second level of blocking to further
increase locality. The idea is to combine multiple micro-tiles into a so-called macro-tile
of size bA × bB , where bA and bB correspond to the blocking in the stride-1 index of A
and B, respectively.11 This approach is illustrated in Fig. 4.
By default, TTC explores the search space of all macro-tiles of size bA × bB with
bA, bB ∈ {w, 2w, 3w, 4w}. The flexibility of supporting multiple sizes of macro-tiles has
several desirable advantages: first, it enables TTC to adapt to different memory sys-
tems, which might favor contiguous writes (e.g., 16 × 32) over contiguous reads (e.g.,
32× 16) and vice versa; second, it implicitly exploits architectural features such as ad-
jacent cacheline prefetching, and cacheline-size (e.g., 16 elements for single precision
for modern x86 CPUs); finally, it reduces false-sharing of cache lines between different
threads in a parallel setting.
10This in-register transposition—written in AVX intrinsics—is automatically generated by another code-
generator of ours and will be the topic of a later publication.
11In the case of pi(i1) = i1, such a blocking would not make sense; hence, the blocking takes place along the
second index of A and B. For instance, for Bi1,i3,i2 ← Ai1,i2,i3 , the blocking involves i2 and i3.
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A i A i+1 A i+2
b
 B
w
w
bA
Fig. 5: Overview of the software prefetching mechanism for a distance d = 5. Arrows
denote the order in which the micro-tiles are being processed.
If desired by the user, TTC can effectively prune the search space and only evaluate
the performance of a subset of the available tiles. We designed a heuristic which ranks
the blockings for a given transposition and size. Specifically, the blocking is chosen
such that (1) bA and bB are both multiples of the cacheline-size (in elements), and that
(2) the remainder ri = Si1(mod) bi, i ∈ {A,B}, with Si1 being the size of the stride-1
index of tensor i ∈ {A,B}, is minimized. The quality of this heuristic is demonstrated
in Section 4.4.
3.3. Loop order
As Fig. 1 already suggested, the choice of the proper loop order has a significant in-
fluence on performance. Since the number of available orderings for a tensor with d
dimensions is d!, determining the best loop order is by exhaustive search is expensive
even for modest values of d.
Our heuristic to choose the loop order is designed to increase data locality in both A
and B. This strategy fulfills multiple purposes: (1) it reduces cache- and TLB-misses,
and (2) it reduces the stride within the innermost loop. The latter is especially im-
portant because large strides can prevent modern hardware prefetchers from learn-
ing the memory access patterns. For instance, the maximal stride supported by hard-
ware prefetchers of Intel Sandy Bridge CPUs is limited to 2 KiB [Intel Corporation
2015]. Other aspects of the hardware implementation affect the cost of different loop
orders; for example, the write-through cache policy of the IBM Blue Gene/Q architec-
ture makes it extremely important to exploit write locality, since writing to a cache
line evicts it from cache [Finkel 2015]. The reader interested in further details on this
heuristic is referred to the available source-code at www.github.com/HPAC/TTC.
3.4. Software Prefetching
Software prefetching is only enabled for the case of pi(i1) 6= i1; indeed, the memory ac-
cess pattern for pi(i1) = i1 is so regular that it should be easily caught by the hardware
prefetcher.
We designed the software prefetching to operate on micro-tiles; hence, a given
prefetch distance d has the same meaning irrespective of the chosen macro-blocking.
The prefetching mechanism is depicted in Fig. 5. TTC always prefetches entire w × w
micro-tiles. Before transposing the current micro-tile j, TTC prefetches the micro-tile
which is at distance d ahead of the current tile. This is illustrated by the colors in
Fig. 5, where the macro-tile contains n = 4 micro-tiles: before processing the orange
w ×w block of the current macro-tile Ai, TTC already prefetches the orange micro-tile
of the corresponding macro-tile Ap, with p = i+ b(j + d)/nc (i.e., Ai+1 in Fig. 5).
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3.5. Parallelization
1 // variable declaration
2 ...
3
4 //main loops
5 #pragma omp parallel
6 #pragma omp for collapse (3) schedule(static)
7 for(int i3 = 0; i3 < size2 - 15; i3+= 16)
8 for(int i1 = 0; i1 < size0 - 31; i1+= 32)
9 for(int i2 = 0; i2 < size1; i2+= 1)
10 transpose32x16 (&A[i1 + i2*lda1 + i3*lda2], lda2 ,
11 &B[i1*ldb2 + i2*ldb1 + i3], ldb2 , alpha , beta);
12 // remainder loops
13 ...
Listing 1: Parallel code generated by TTC for the permutation
(i3, i2, i1).
Listing 1 contains the generated parallel code12 for a given tensor transposition with
software prefetching disabled. The collapse clause increases the available parallelism
and improves load balancing among the threads. Each thread has to process roughly
the same amount of bA × bB tiles.
A detailed description of the parallelization of the prefetching algorithm is beyond
the scope of this paper. However, the overall idea of prefetching the blocks remains
identical to the scalar version (see previous section). The only difference is that each
thread has to keep track of the tiles it will access in the near future in a local data
structure; for this task, we use a queue of tiles. The interested reader is again referred
to the source-code for further details.
4. PERFORMANCE EVALUATION
We evaluate the performance of TTC on two different systems, Intel and AMD. The
Intel system consists of two Intel Xeon E5-2680 v3 CPUs (with 12 cores each) based
on the Haswell microarchitecture. For all measurements, ECC is enabled, and both
Intel Speedstep and Intel TurboBoost are disabled. The compiler of choice is the Intel
icpc 15.0.4 with flags -O3 -openmp -xhost. Unless otherwise mentioned, this is the
default configuration and system for the experiments. The AMD system consists of a
single AMD A10-7850K APU with 4 cores based on the steamroller microarchitecture.
The compiler for this system is gcc 5.3 with flags -O3 -fopenmp -march=native. All
measurements are based on 24 threads and 4 threads for the Intel and AMD system,
respectively (i.e., one thread per physical core).
Experimental results suggest that optimal performance is attained with one thread
per physical core. We also experimented with thread affinity on both systems.13
The reported bandwidth BW(x) for solution x is computed as
BW(x) =
3× S
230 × Time(x) GiB/s, (2)
where S is the size in bytes of the tensor; the prefactor 3 is due to the fact that since
in all our measurements B is updated (i.e., β 6= 0, see Eqn. 1), one has to account for
reading B as well.
The reported memory bandwidth by the STREAM benchmark [McCalpin 1995] for
the Intel (AMD) system is 105.6 (12.2), 105.9 (12.2), 111.6 (13.1) and 112.2 (13.0) GiB/s
12We do not present the code that handles the remainder generated when bA or bB do not evenly divide the
leading dimension of A or B.
13On the Intel systems setting the affinity to KMP AFFINITY=granularity=fine,compact,1,0 (i.e., hyper-
threading will not be used) yields optimal results. The performance on the AMD system, on the other hand,
was not sensitive to the thread affinity as long as the threads were not pinned to the same physical core.
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for the copy (b← a), scale (b← αa), add (c← a + b) and triad (c← αa + b) test-cases,
respectively.
4.1. Transposition Benchmark
To evaluate the performance of multidimensional transpositions across a range of pos-
sible use-cases, we designed a synthetic benchmark. The benchmark comprises 19
different transpositions,14 chosen so that no indices can be merged. For each tensor
dimension (2D–6D), we included the inverse permutation (e.g., Bi3,i2,i1 ← Ai1,i2,i3 ,
Bi4,i3,i2,i1 ← Ai1,i2,i3,i4 , . . . ), and exactly one permutation for which the stride-1 in-
dex does not change. These two scenarios typically cover both ends of the spectrum,
yielding the worst and the best performance, respectively.
In the benchmark, each transposition is evaluated in three different
configurations—for a total of 57 test cases: one where all indices are of roughly
the same size, and two where the tensors have a ratio of 6 between the largest and
smallest index. The desired volume of the tensors across all dimensions are roughly
the same and can be chosen by the user; in our experiments, we fixed it to 200 MiB,
which is bigger than any L3 cache in use today.
The benchmark is publicly available at www.github.com/HPAC/TTC/benchmark.
4.2. TTC-generated code
We now present the performance of the fastest implementations—generated by TTC—
for all transpositions in the benchmark. Furthermore, we analyze the influence of the
individual optimizations (blocking, loop-reordering, software prefetching, and explicit
vectorization) on the performance.
Fig. 6 illustrates the attained bandwidth and speedup across the benchmark for the
Intel and AMD systems. The speedups are measured over a reference routine con-
sisting of N perfectly nested loops annotated with both #pragma omp parallel for
collapse(N − 1) on the outermost loop, and #pragma omp simd on the innermost loop.
Moreover, the loop order for the reference version is chosen such that the output ten-
sor B is accessed in a perfectly linear fashion; this loop order reduces false sharing of
cache lines between the threads. With this setup, the compiler is assisted as much as
possible to yield a competitive routine.
Figs. 6a and 6c show the attained bandwidth of the TTC-generated solutions across
the benchmark for the Intel and AMD system, respectively. The transpositions are clas-
sified in three categories: stride-1 (
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(a) Intel: Bandwidth. (b) Intel: Speedup.
(c) AMD: Bandwidth. (d) AMD: Speedup.
Fig. 6: TTC. Bandwidth and speedup of the fastest implementations across the benchmark
for the Intel and AMD system. Vertical, dashed lines separate transpositions of di↵erent
dimensions.
In terms of speedups over the reference implementation, TTC achieves considerable results
on both systems (see fig. 6b and 6d). When looking closely at the plots, it becomes apparent
that the inverse permutations benefit the most from TTC, attaining speedups of up to
8.84⇥ and 18.15⇥ on the Intel and AMD system, respectively. While the speedups for the
stride-1 transpositions are much smaller, they can still be as high as 1.66⇥. For general
transpositions, the speedups range from 1.02⇥ to 8.71⇥, and from 1.28⇥ to 19.44⇥, for the
Intel and AMD system, respectively.
To gain insights on where the performance gains come from, in Fig. 7 we report the
speedup due to each of TTC’s optimizations separately. For each test-case from the bench-
mark, the speedup is measured as the bandwidth of the fastest candidate without the par-
ticular optimization over the fastest candidate with the particular optimization enabled.10
Fig. 7a presents the speedup that can be gained over a fixed 8⇥ 8 blocking. The optimal
blocking can results in up to 35% performance increase and motivates our search in this
search dimension. Software prefetching (Fig. 7b) also yields a noticeable speedup of up
10Note that the remaining parameters of the optimal solutions are allowed to change (e.g., the fastest
solution without software prefetching might require a blocking of 8⇥8 while a blocking of 16⇥16 is optimal
for solutions with software prefetching enabled).
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that the inverse permutations benefit the most from TTC, attaining speedups of up to
8.84⇥ and 18.15⇥ on the Intel and AMD system, respectively. While the speedups for the
stride-1 transpositions are much smaller, they can still be as high as 1.66⇥. For general
transpositions, the speedups range from 1.02⇥ to 8.71⇥, and from 1.28⇥ to 19.44⇥, for the
Intel and AMD system, respectively.
To gain insights on where the performance gains come from, in Fig. 7 we report the
speedup due to each of TTC’s optimizations separately. For each test-case from the bench-
mark, the speedup is measured as the bandwidth of the fastest candidate without the par-
ticular optimization over the fastest candidate with the particular optimization enabled.10
Fig. 7a presents the speedup that can be gained over a fixed 8⇥ 8 blocki g. The optimal
blocking can results in up to 35% performance increase and motivates our search in this
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for solutions with software prefetching enabled).
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), respectively denoting
those permutations in which the first index does not change, the inverse permutations,
and those transpositions which do not fall into either of the previous two categories.
In addition to the bandwidth, these figures also report the STREAM-triad bandwidth
(solid green line), as well as the bandwidth of a SAXPY (i.e., single-precision vector-
vector addition of the form y ← αx + y, α ∈ R,x,y ∈ Rn, see solid black line). The
figures illustrate that TTC achieves a significant fraction of the SAXPY-bandwidth on
both architectures (the average across the entire benchmark is 91.68% and 78.30% for
the Intel and AMD systems, respectively). With the exception of some performance-
outliers on the AMD system, the performance of TTC is stable across the entire bench-
mark.
It is interesting to note that on the AMD system, TTC attains much higher band-
width than the STREAM-triad benchmark. This phenomenon is due the fact that the
STREAM benchmark does not account for the write-allocate traffic .
In terms of speedups over the reference implementation, TTC achieves considerable
results on both systems (see Fig. 6b and 6d). When looking closely at the plots, it
14 One 2D transposition, three 3D, and five each for 4D, 5D and 6D.
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Fig. 6: TTC. Bandwidth and speedup of TTC’s fastest solution across the benchmark
for the Intel and AMD system. The vertical lines identify the dimensionality of the
tensors.
becomes apparent that the inverse permutations benefit the most from TTC, attaining
speedups of up to 8.84× and 18.15× on the Intel and AMD system, respectively. While
the speedups for the stride-1 transpositions are much smaller, they can still be as high
as 1.66×. For general transpositions, the speedups range from 1.02× to 8.71×, and from
1.28× to 19.44×, for the Intel and AMD system, respectively.
To gain insights on where the performance gains come from, in Fig. 7 we report
the speedup due to each of TTC’s optimizations separately. For each test-case from
the benchmark, the speedup is measured as the bandwidth of the fastest candidate
without the particular optimization over the fastest candidate with the particular op-
timization enabled, while all other optimizations are still enabled.15
Fig. 7a presents the speedup that can be gained over a fixed 8 × 8 blocking. The op-
timal blocking results in up to 35% performance increase and motivates our search in
this search dimension. Software prefetching (Fig. 7b) also yields a noticeable speedup
of up to 11%. In contrast to the high speedups gained by loop-reordering shown in
15Note that the remaining parameters of the optimal solutions are allowed to change (e.g., the fastest solu-
tion without software prefetching might require a blocking of 8× 8 while a blocking of 16× 16 is optimal for
solutions with software prefetching enabled).
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Fig. 7: Breakdown of the speedups for the Intel system.
Section 1, TTC only exhibits much smaller ones (see Fig. 7c). The reason for this be-
haviour is twofold: first, we chose a good loop order for the reference implementation
(i.e., the loop order for which the output tensor B is accessed in a linear fashion); sec-
ond, some of the drawbacks of a suboptimal loop order might be mitigated by the other
optimizations—especially blocking. Even then, an additional search yields speedups of
up to 22% over the reference loop order. Despite the fact that transpositions are mem-
ory bound, we see an appreciable speedup by implementing an in-register transpose
via AVX intrinsics (see Fig. 7d). The speedup for vectorization is obtained by replacing
our explicitly vectorized 8× 8 micro kernel with a scalar implementation (i.e., two per-
fectly nested loops with the loop-trip-counts being fixed to 8). While the reference im-
plementation is also vectorized by the compiler, the compiler fails to find an in-register
transpose implementation.
All in all we see that each optimization has a positive effect on the attained band-
width; the combination of all these optimizations results in significant speedups over
modern compilers.
4.3. Reduction of the search space
We discuss the possibility of lowering the compilation time by reducing the search
space by identifying “universal” settings that yield nearly optimal performance.
Intuitively, the optimal prefetch distance (for software prefetching) should only de-
pend on the memory latency to the main memory and thus be independent of the actual
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Fig. 8: Minimum, average and maximum efficiency for a fixed prefetch distance across
the benchmark.
transposition (see [Lee et al. 2012] for details). This observation motivates us to seek
a “universal” prefetch distance which would reduce TTC’s search space.
To evaluate the performance of TTC for a fixed prefetch distance d, we introduce the
concept of efficiency. Let Ct be the set of all candidates for the tensor transposition t,
x a particular candidate implementation, and dx the prefetch distance used by candi-
date x; furthermore, let BW(x) be the bandwidth attained by candidate x, and BWmaxt
the maximum bandwidth among all candidates for transposition t. Then the efficiency
E(d, t)—which quantifies the loss in performance one would experience if the prefetch
distance were fixed to d—is defined as
E(d, t) = max
x∈Ct,
dx=d
(
BW(x)
BWmaxt
)
. (3)
The efficiency is bounded from above and below by 1.0 and 0.0, respectively—with 1.0
being the optimum.
Fig. 8 presents the maximum (
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In terms of speedups over the reference implementation, TTC achieves considerable results
on both systems (see fig. 6b and 6d). When looking closely at the plots, it becomes apparent
that the inverse permutations benefit the most from TTC, attaining speedups of up to
8.84⇥ and 18.15⇥ on the Intel and AMD system, respectively. While the speedups for the
stride-1 transpositions are much smaller, they can still be as high as 1.66⇥. For general
transpositions, the speedups range from 1.02⇥ to 8.71⇥, and from 1.28⇥ to 19.44⇥, for the
Intel and AMD system, respectively.
To gain insights on where the performance gains come from, in Fig. 7 we report the
speedup due to each of TTC’s optimizations separately. For each test-case from the bench-
mark, the speedup is measured as the bandwidth of the fastest candidate without the par-
ticular optimization over the fastest candidate with the particular optimization enabled.10
Fig. 7a presents the speedup that can be gained over a fixed 8⇥ 8 blocking. The optimal
blocking can results in up to 35% performance increase and motivates our search in this
search dimension. Software prefetching (Fig. 7b) also yields a noticeable speedup of up
10Note that the remaining parameters of the optimal solutions are allowed to change (e.g., the fastest
solution without software prefetching might require a blocking of 8⇥8 while a blocking of 16⇥16 is optimal
for solutions with software prefetching enabled).
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lines), and (4) once d is “large enough”, the efficiency does
not improve much.
Quantitatively, a prefetch distance greater or equal to five increases the average
and the minimum efficiency across the benchmark to more than 99% and roughly 98%,
respectively. Hence, fixing d to any value between 5 and 8 is a good choice for the given
system, effectively reducing the search space by a factor of 9, without introducing a
performance penalty.
4.4. Quality of Heuristics
On our Intel system, TTC evaluated roughly 8 candidates per second across the whole
benchmark (for tensors of size 200 MB); this includes all the necessary steps from code-
generation to compilation and measurement. If a solution has to be generated in a
ACM Transactions on Mathematical Software, Vol. V, No. N, Article A, Publication date: 2016.
TTC: A high-performance Compiler for Tensor Transpositions A:15
1 4 7 10 13 16 19 22 25 28 31 34 37 40 43 46 49 52 55 58
Test case
1.0
2.0
4.0
8.0
S
p
e
e
d
u
p
1 10 100 ∞
Fig. 9: Speedup over the reference implementation with the number of TTC-generated
candidates limited to 1, 10, 100 and∞ (i.e., no limit).
short period of time (i.e., the search space needs to be pruned efficiently), the quality of
the heuristics to choose a proper loop order and blocking becomes especially important.
Fig. 9 presents the speedups that TTC achieves if the user limits the number of
generated candidates to 1, 10 and 100, and when no limit is given (i.e., ∞ reflects the
same results as in Fig. 6b and 6d). When the number of generated candidates is limited
to one, no search takes place, i.e., the loop order and the blocking for the generated
implementation are determined solely by our heuristics. Even in this extreme case,
TTC still exhibits remarkable speedups over modern compilers.
Specifically, with a search space of 1, 10 and 100 candidates, TTC achieves
94.58%, 97.35% and 99.10% of the performance of the unlimited search (averaged across
the whole benchmark). In other words, one can rely on the heuristics for the most part
and resort to search only in scenarios in which even the last few bits of performance
are critical. In those cases, we observe that a search space of 100 candidates already
yields results within 1% from those obtained with an exhaustive search.
5. CONCLUSION AND FUTURE WORK
We presented TTC, a compiler for multidimensional tensor transpositions. By deploy-
ing various optimization techniques, TTC significantly outperforms modern compilers,
and achieves nearly optimal memory bandwidth. We investigated the source of the per-
formance gain and illustrated the individual impact of blocking, software prefetching,
explicit vectorization and loop-reordering. Furthermore, we showed that the heuristics
used by TTC efficiently prune the search space, so that the remaining candidates are
easily ranked via exhaustive search.
For the future, should compilation time become a concern, iterative compilation tech-
niques should be considered [Kisuki et al. 2000; Knijnenburg et al. 2002]. While this
current work focused on architectures using the AVX instruction set, TTC is designed
to accommodate other instruction sets; in general, the effort to port TTC to a new archi-
tecture is related to optimizations such as explicit vectorization and software prefetch-
ing. As a next step, we plan to support the AVX512 instruction set (e.g., used by Intel’s
upcoming Knights Landing microarchitecture), ARM and IBM Power CPUs as well as
NVIDIA GPUs. Finally, we will be using TTC as a building block for our upcoming
Tensor Contraction Compiler.
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